Design of large software systems requires rigorous application of software engineering methods covering all phases of the software process. Debugging during the early design phases is extremely important, because late bug-xes are expensive.
Introduction
Size and complexity of software systems has increased tremendously. Therefore, the development of high-quality software requires rigorous application of sophisticated software engineering methods. One such method which has become very popular is the Uni ed Modeling Language. UML [12] has been developed by the \three amigos" Booch, Jacobson, and Rumbaugh as a common framework for designing and implementing object-oriented software. UML contains many di erent notations to describe the static and dynamic behavior of a system on all di erent levels and phases of the software design process.
Although UML provides a common notational framework for requirements and design, UML, as any other language, does not eliminate bugs and errors. These bugs must be found and xed in order to end up with a correctly working and reliable system. It is well known, that debugging a large software system is a critical issue and can be a major cost-driving factor. Changes which have to be applied to the system (e.g., to x a bug) are becoming substantially more expensive, the later they are detected ( Figure 1) . When an error is detected early during the de nition phase, its cost is relatively low, because it only in uences the requirements de nition. Bug xes in a product already shipped can be up to 60{100 times more expensive [8] . Therefore, it is mandatory to start with debugging as early in the project as possible. In this paper, we will discuss an approach which supports debugging of scenarios (more precisely UML sequence diagrams) with respect to given domain knowledge. This is done as a part of an algorithm [13] which can synthesize UML statecharts from a number of sequence diagrams. This synthesis step can be seen as a transformation from requirements to system design. It does not only facilitate fast and justi able design from requirements (sequence diagrams), but also substantially helps to debug the generated designs. Because sequence diagrams usually cover only parts of the system's intended behavior, the generated statecharts need to be re ned and modi ed manually. By applying the synthesis algorithm in a \backward" way, the re ned statechart can be checked against the requirements. Each con ict is reported to the user and indicates a bug.
For practical applicability of any debugging aid, the presentation of the bug, its cause and e ect is of major importance. In our approach, we rely on logic-based explanation technology: all con icts correspond to failure in logical reasoning about sequence diagrams, statecharts, and domain knowledge. Ongoing work, as discussed in the conclusions, uses methods from automated deduction to point the user to the exact place where the con ict occurred and which parts of the models and speci cation are a ected. This paper is organized as follows: Section 2 gives an overview of major UML notations and a typcial iterative software design process. Then we will describe how sequence diagrams are annotated for a justi ed synthesis of statecharts (Section 4). Based on this algorithm we discuss methods for debugging a sequence diagram and a synthesized statechart. In Section 7 we discuss future work and conclude.
Throughout this paper, we will use one example to illustrate our approach. The example concerns the interaction between an espresso vending machine and a user who is trying to obtain a cup of co ee. This example (based on the ATM example discussed in [13, 6] ) is rather small, yet complex enough to illustrate the main issues. The requirements presented here are typical scenarios for user interaction with the machine (e.g., inserting a coin, selecting the type of co ee the user wants, reaction on invalid choices, and pressing the cancel button). More details of the requirements will be discussed when the corresponding UML notations have been introduced.
UML
The Uni ed Modeling Language is the result of an e ort to bring together several di erent object-oriented software design methods. UML has been developed by Booch, Jacobson and Rumbaugh [12] and has gained widespread acceptance. A variety of tools support the development in UML; among them are Rhapsody [10] , Rational's Rose [9] , or Argo/UML [1].
On the top-level, requirements are usually given in the form of use cases, describing goals for the user and system interactions. For more detail and re nement, UML contains three major groups of notations: class diagrams for describing the static structure, interaction diagrams for requirements, and state diagrams and activity diagrams for de ning dynamic system behavior. Below, we will illustrate the notations which are important for our approach to debugging of UML designs.
Software Development with UML
Although no explicit development process is prescribed for UML, UML design usually follows the steps of Inception, Elaboration, Construction, and Transition, used in an iterative manner. In this paper, we will not elaborate on the process model. For details, cf., e.g., [4] . The importance of support for debugging of UML designs on the level of sequence diagrams (requirements), and statecharts becomes evident, when we look at a graphical representation of an iterative development process ( Figure 2 ). The design starts by analyzing the (physical) process at the lower left part of the gure. The result of the analysis comprises the requirements (e.g., as a set of sequence diagrams), and knowledge about the domain (henceforth called domain theory). Based on these, a model of the system is developed, consisting of class diagrams, statecharts and activity diagrams. This model must now be implemented. Modern software engineering tools provide automatic code-generation (or at least support) for this step. Finally, the produced system must be veri ed against the physical process, and its performance tuned.
Traditionally, the way to get a working system is simulation (process{ requirements{model), and testing (requirements{model{system). Here, errors and bugs have to be found and removed. Within an iterative design process, these steps are performed over and over again, depicted by the circular arcs. To keep these iterations fast (and thus cost-e ective), powerful techniques for debugging requirements against domain knowledge, and models against requirements are vital. Our approach supports this kind of debugging and it will be discussed in the next section, following a short description of the basic concepts of class diagrams, sequence diagrams, and statecharts. 
Class Diagram
A class diagram is a notation for modeling the static structure of a system. It describes the classes in a system and the relationships between them. Figure 3 shows an example of a class diagram for our co ee-vending machine example. In an object-oriented fashion, the main class (here \co ee machine") is broken down into sub-classes. The aggregation relation ( 3) shows when one class is part of another one. The generalization relation ( ) shows when one class is an instance of another. For further details, see e.g., [12] .
Statecharts
Statecharts [5, 12] , are nite state machines extended with hierarchy and orthogonality. They allow a complex system to be expressed in a compact and elegant way. in the gure) which themselves contain other statecharts. The initial node in a statechart is marked by . Transitions between states have labels of the form e[c]=a. If event e occurs and guard c holds, then the transition may be selected to re which results in action a being taken and a state change occurring. This behavior is extended in a natural way to handle composite nodes.
Sequence Diagrams
Scenarios describe concrete examples of the system's intended behavior. In UML scenarios can be expressed as sequence diagrams. A sequence diagram (SD) shows the interaction between objects of a system over time. The SD in Figure 5 is an example for interactions between the objects \User", the user interface of the co ee machine (\Co ee-UI"), and the machine (\Control") itself. The vertical lines represent the time-line for the given object, de ning the object's life during the interaction. Messages (like \Insert coin") are exchanged between the objects. Figure 6 is a di erent scenario for our co eemachine. It describes an invalid selection by the user (e.g., choosing sugar and sweetener at the same time). 
Extending Sequence Diagrams
The simplicity of sequence diagrams makes them suitable for expressing requirements as they can be easily understood by customers, requirements engineers and software developers alike. Unfortunately, the lack of semantic content in sequence diagrams makes them ambiguous and therefore di cult to interpret. Let us assume that in our example, there exists an additional sequence diagram, SD0, identical to SD1 in Figure 5 except that there are two \Insert coins" messages adjacent to each other. There are three possible ways to interpret the conjunction of the two SDs | either a cup of co ee costs one or two coins (ridiculous!), or it costs just one coin, in which case SD0 is incorrect. The other case (two coins needed) invalidates SD1. In practice, such ambiguities are often resolved by examining the informal requirements documentation but, in some cases, ambiguities may go undetected leading to costly software errors.
For the automatic generation of (con ict-free) designs, such documents are usually too informal. On the other hand, the need to provide a full formal domain theory containing all semantic information is clearly too much a burden for the designer and thus not acceptable in practice.
Our approach allows for a compromise: the user can annotate messages in a sequence diagram with a pre/post-condition style speci cation expressed in OCL, UML's logic-based speci cation and constraint language. For successful con ict detection (and statechart synthesis), only a small percentage of messages need to be annotated at all. This speci cations should include the Figure 6 : Another interaction with a co ee vending machine (SD2).
declaration of global state variables, where a state variable represents some important aspect of the system, e.g., whether or not a coin is in the co eevending machine. Pre-and post-conditions should then include references to those variables. Our experience with the case studies carried out so far (see Conclusions) is that the state variables and their data types usually directly \fall out" from the class diagram. Note that not every message needs to be given a speci cation, although, clearly, the more semantic information that is supplied, the better the quality of the con ict detection. Currently, our algorithm only exploits constraints of the form var = value, but there may be something to be gained from reasoning about other constraints using an automated theorem prover, e.g., [7] or constraint solving techniques. Fig. 7 gives speci cations for selected messages in our co ee-machine example. Here, the state variables are the boolean variables CoinInMachine, CoinInReturnSlot, CoffeeTypeSelected, the variable Coin re ecting the number of coins in the machine (0, or 1), and SelectedCoffeeType. In order to talk about all values of the state variables at a given point, we use the notion of a state vector. This is a vector of values of the state variables. In our example, the state vector has the following form: <CoinInMachine^, CoinInReturnSlot^, CoffeeTypeSelected^, Coin^, SelectedCoffeeType^>
The notation var^extends the possible value for a state variable by an undetermined value, denoted by a \?", i.e., var^2 Dom(var) [ f?g. For use with our algorithm, we will annotate each message of a sequence diagram with a statevector where the values of the state variables are determined by the algorithm described below.
Automatic Synthesis of Statecharts from Sequence Diagrams
The framework for debugging UML designs is based upon an algorithm for automatic synthesis of statecharts from sequence diagrams and a domain theory [13] . The process to convert a number of SDs into a structured statechart consists of several steps: in the rst step, each SD is annotated and con icts between the SD and the domain theory (and hence, other SDs) are detected and reported to the user. Then, a statechart for each of the objects in the SD is generated; and all statecharts for an object are merged into a single statechart. The nal step of the synthesis introduces hierarchy by grouping nodes into composite nodes, thus enhancing readability. In this paper, we are only concerned with the rst, con ict detection part (as a basis for debugging), and the nal result, the statechart. For details on the algorithm see [13] .
There are two kinds of constraints imposed on a sequence diagram: constraints on the state vector given by the OCL speci cation, and constraints on the ordering of messages given by the SD itself. These constraints must be solved and arising con icts be reported to the user. More formally, the process of con ict detection can be written as follows. An annotated sequence diagram is a sequence of messages m 1 ; : : : ; m n , with its pre-or post-condition, then this variable assignment is used. Otherwise, the variable in the state vector is set to an undetermined value ?. Since each message is speci ed independently, the initial state vectors will contain a lot of unknown values. Most (but not all) of these can be given a value in one of two ways: two state vectors, S k and S l (k 6 = l), are considered the same if they are uni able (line 6). This means that there exists a variable assignment such that (S k ) = (S l ). This situation indicates a potential loop within a SD. The second means for assigning values to variables is the application of the frame axiom (lines 8, 9) , i.e., we can assign unknown variables of a pre-condition with the value from the preceeding post-condition, and vice versa. This means that values of state variables are propagated as long as they are not changed by a speci c pre-or post-condition. This also assumes that there are no hidden side-e ects between messages.
A con ict (line 11) is detected and reported if the state vector immediately following a message and the state vector immediately preceding the next message di er. Example. Let us consider how this algorithm operates on the rst few messages of SD1 from Figure 5 . When annotating the rst message (\Display Ready Light"), we obtain the following state vector on the side of the userinterface: S 1 = <F,F,?,?,?>. The values of the rst two state variables are determined by the message's pre-condition in the domain theory. The state-vector S 2 on the receiving side of our message only consists of \?". As a pre-condition for the message \Insert coin" we have CoinInMachine = F. Thus we have S 3 = <F,?,?,?,?> as the state vector. All other messages in SD1 are annotated in a similar way. Now, our algorithm (lines 4{12) tries to unify state vectors and propagate the variable assignments. In our case, the attempt to unify S 2 with S 3 would assign the value F to the rst variable in S 2 , yielding S 2 = <F,?,?,?,?>. Now, both state vectors are equal. Then, variable values are propagated using the frame axiom. In our case, we can propagate the value of CoinInReturnSlot = F (from S 1 ) into S 2 and S 3 , because the domain theory does not prescribe speci c values of this state variable at these messages. Hence, its current value F can be used in the other state vectors, nally yielding S 2 = S 3 = <F,F,?,?,?>. After performing all uni cation and propagation steps, we obtain an annotated sequence diagram as shown in Figure 9 . The con ict indicated there will be discussed in the next section.
Debugging a Sequence Diagram
The algorithm from the previous section detects con icts of a SD with the domain theory (and thus with other sequence diagrams). Any such con ict which is detected corresponds to a bug which needs to be xed. The bug can be in the sequence diagrams, which means that one or more sequences of actions are not compatible with the domain theory, and henceforth with other SDs. Such a situation often occurs when sequence diagrams and domain theory for a large system are developed by di erent requirements engineers. Our algorithm is capable of directly pointing to the location where the con ict with the domain theory occurs. The respective message, together with the instantiated pre-and post-conditions, as well as the required state vector values are displayed. This feature allows to easily debug the sequence diagram. Of course, the error could be in the domain theory instead. For example, one designer could have set up pre-or post-conditions which are too restrictive to be applicable for scenarios, speci ed by other designers. In that case, the domain theory must be debugged and modi ed. Our algorithm can also provide substantial support here, because it is able to display the exact location where the con icting state variables have been instantiated. Especially in long sequence diagrams the place where a state variable is instantiated and the place where the con ict occurs can be far apart. The current version of our algorithm provides only rudimentary feed-back as demonstrated in the example below. Future work (which also allows richer OCL constructs to be used) requires more elaborate, human-readable descriptions of the error trace. Automated theorem provers and work on proof presentation, like the ILF system [2, 3] will be used for that purpose. Such a system will not only explain the possible reasons for a con ict, but can also give (heuristicsdriven) hints to the user on how to x the problem.
Example. The following example shows, how con ict detection can be used for debugging: Figure 9 shows SD1 from Figure 5 after the state vectors have been extended by our algorithm of Figure 8 . Our procedure has detected a con ict with the domain theory. As an output it provides the messages and state vectors which are involved in the con ict:
This arises because state vectors SV1 (state vector before \Display Ready Light") and SV2 (after \Take coin") are uni ed ( Figure 9 shows the instantiations of the vectors after uni cation). This corresponds to the fact that the co ee machine returns to its initial state after \Take coin" is executed. The state vectors tell us that there is a potential loop at this point. A second execution of this loop causes the state variable \Co eeTypeSelected" to true, when the system asks for a selection. However, the domain theory tells us that this variable must be false as a pre-condition of the \Request Selection" message. Hence, there is a con ict, which represents the fact that the developer probably did not account for the loop when designing the domain theory.
The user must now decide on a resolution of this con ict | i.e., to debug this situation. The user either Figure 9 : Sequence Diagram SD1 with extended annotations. A con ict has occurred. can tell the system that the loop is not possible, in which case the uni er that detected the loop is discarded. This amounts to modifying the annotated sequence diagram (by restricting possible interpretations). The user can modify the sequence diagram at some other point, e.g., by adding messages; or modify the domain theory. In our example, the action taken might be that the domain theory is updated by giving \Release coin" the additional postcondition CoffeeTypeSelected = false. This extra post-condition resets the value of the variable (i.e., the selection) when the user is asked to remove the coin. The position of the change has been obtained by systematically going backwards from SV2. Although possible locations are automatically given by the system, the decision where to x the bug ( at \Release coin" or at \Take coin") must be made by the user. Here, the second possibility was chosen, because the speci cation for that message modi ed a state variable which is related to the variable which caused the con ict.
Debugging a Synthesized Statechart
When the statechart synthesis algorithm successfully terminates, it has generated a human-readable, hierarchically structured statechart, re ecting the information contained in the SDs and the domain theory. In general, however, sequence diagrams usually describe only parts of the intended dynamic behavior of a system. Therefore, the generated statechart can only be a skeleton rather than a full-edged system design. Thus, the designer usually will extend, re ne, and modify the resulting statechart manually. Our approach takes this into account by generating a well structured, human-readable statechart which facilitates manual re nement and modi cation.
However, these manual actions can be sources of errors which will have to be found and removed from the design. In the following, we describe two approaches, addressing this problem.
Classical Debugging
The traditional way to nd bugs in a statechart is to run simulations and large numbers of test cases. Most commercial tools for statecharts, like Betterstate, Statemate, or Rhapsody support these techniques. Some tools also provide more advanced means for analysis, like detection of deadlocks, dead branches, non-deterministic choices, or even model checking for proving more elaborate properties. In this paper, we will not discuss these techniques.
Debugging w.r.t. Requirements
Whenever a design (in our case the statechart) is modi ed, care must be taken that all requirements speci cations are still met, or that an appropriate update is made. Traditionally, this is done manually by updating the requirements document (if it is done at all). Bugs are usually not detected (and not even searched for) until the nished implementation is tested. Thereby, late detection of bugs leads to increased costs. By considering the \reverse" direction of our synthesis algorithm, we are able to check that all sequence diagrams are still valid, i.e., that they represent a possible sequence of events and actions of the system detect con icts between the current design (statechart) and one or more SDs, and detect inconsistencies with respect to the domain theory.
The basic principle of that technique is that we take one sequence diagram after the other, together with the domain theory, and check if that sequence of messages is a possible execution sequence in the given statechart. Here again we use logic-based techniques, similar to those described above (uni cation of state vectors, value propagation with the frame axiom). An inconsistency between the (modi ed) statechart and the SD indicates a bug (in the SD or SC). By successively applying patches to the SD (by removing or adding messages to the SD) the algorithm searches for possible ways to obtain an updated and consistent SD. Since in general more than one possible x for an inconsistency exists, we perform an iterative deepening search resulting in a solution with the fewest modi cations to the sequence diagram. We are aiming to extend this search by applying heuristics to select \good" xes.
Here again, the form of feed-back to the user is of major importance. We are envisioning that the system can update the requirements and provide explanations for con icts in a similar way as described above.
Example. The statechart in Figure 10 has been re ned. The transition between N 2 and N 3 has been extended in such a way that rst event e 2 , then e 3 with action a 3 has to occur before the state N 3 is reached. The original statechart has been generated from a sequence diagram as shown on the right-hand side of Fig. 10 . The modi cation of the statechart is propagated back to the sequence diagrams where the change is clearly marked. In this example, the extension could be made without causing a con ict. However, it is advisable for the designer and/or the requirements engineer to carefully observe these changes in order to make sure that these modi ed requirements still meet the original intended system behavior.
Future Work and Conclusions
We have presented a method for debugging UML sequence diagrams and statecharts during early stages in the software development process. Based on an algorithm, designed for justi ed synthesis of statecharts, we have identi ed two points where con icts (as a basis for debugging) can be detected: during extending the annotations of a SD (con icts w.r.t. the domain theory), and updating of sequence diagrams based upon a re ned or modi ed statechart.
The algorithm which is described in [13] has been implemented in Java and has been used for several smaller case studies in the area of object- oriented systems, user interfaces, and agent-based systems [11] . Current work on this part include integration this algorithm into a commercial UML tool (MagicDraw). Currently we are extending our synthesis algorithm to provide the debugging facilities described in this paper. Future work will mainly focus on integrating and extending explanation technology into our system.
Debugging large designs with lengthy and complex domain theories vitally depends upon an elaborate way of providing feed-back to the user. Starting from the basic information about a con ict (i.e., a failed uni cation), we will use theorem proving techniques of abduction and counter-example generation to provide as much feed-back as possible on where the bug might be, and how to x the problem 1 . These techniques will be combined with tools capable of presenting a logic statement in human-readable, problem-speci c way (e.g., ILF [2, 3] ). Only, if debugging feedback can be given in the notation of the engineering domain rather than in some logic framework, such debugging aids will be accepted in practice.
It is believed that UML (and tools based upon this notation) will have a substantial impact on how software development is made. By providing techniques which do not only facilitate design by synthesis, but also provide powerful means to debug requirements and designs in early stages we are able to contribute to tools which are useful in design of large software systems.
